MTR-743

### THE MI-3 ASSEMBLER REFERENCE MANUAL

R. W. Cornelli

# DECEMBER ESD RECORD COPY

RETURN TO
SCIENTIFIC & TECHNICAL INFORMATION DIVISION
(ESTI) BUILDING 1211

Prepared for

DIRECTORATE OF PLANNING AND TECHNOLOGY

ELECTRONIC SYSTEMS DIVISION

AIR FORCE SYSTEMS COMMAND

UNITED STATES AIR FORCE

L. G. Hanscom Field, Bedford, Massachusetts



Prepared by
THE MITRE CORPORATION
Bedford, Massachusetts
Contract F19(628)-68-C-0365

AD699237

Project 700A

When U.S. Government drawings, specifications, or other data are used for any purpose other than a definitely related government procurement operation, the government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise, as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

Do not return this copy. Retain or destroy.

# THE MI-3 ASSEMBLER REFERENCE MANUAL

R. W. Cornelli

### DECEMBER 1969

### Prepared for

# DIRECTORATE OF PLANNING AND TECHNOLOGY ELECTRONIC SYSTEMS DIVISION AIR FORCE SYSTEMS COMMAND UNITED STATES AIR FORCE L. G. Hanscom Field, Bedford, Massachusetts



Project 700A
Prepared by
THE MITRE CORPORATION
Bedford, Massachusetts
Contract F19(628)-68-C-0365

This document has been approved for public release and sale; its distribution is unlimited.

### FOREWORD

This report describes a one pass assembler built by the MITRE Corporation for a family of microprogrammable computers. It is in partial fulfillment of Project 7120 under Contract No. F19(628)-68-C-0365. It was prepared under the cognizance of Mr. Robert W. Cornelli of the MITRE Corporation, Bedford, Massachusetts. The USAF project monitor is Mr. Russell A. Meier.

### REVIEW AND APPROVAL

Publication of this technical report does not constitute Air Force approval of the report's findings or conclusions. It is published only for the exchange and stimulation of ideas.

WILLIAM F. HEISLER, Colonel, USAF Chief, Command Systems Division Directorate of Planning and Technology

### ABSTRACT

MI-3 is a primitive, interactive, one pass assembler which assembles in-core code for a family of microprogrammed computers based on an Interdata 3 (I-3) micromachine.

# TABLE OF CONTENTS

		Page
SECTION I	INTRODUCTION	1
SECTION II	DATA TYPES INTEGERS SYMBOLS S Symbols G and L Symbols	2 2 2 2 3
	REGISTER IDENTIFIERS ASTERISK (*)	3
SECTION III	FORMATS  LOC FIELD  OP FIELD  DATA FIELD  COMMENTS FIELD	4 4 4 4 5
SECTION IV	EXPRESSIONS	5
SECTION V	INSTRUCTIONS	7
	OPERATION CODES OF TYPE 1 OPERATION CODES OF TYPE 2 OPERATION CODES OF TYPE 3 OPERATION CODES OF TYPE 4	8 9 10 11
SECTION VI	PSEUDO-OPERATIONS  DC (DEFINE CONSTANT)  DS (DEFINE STORAGE)  END  EQU (EQUALS)  OPD (OPERATION DEFINITION)  ORG (ORIGIN)  PUT  SID (SET INPUT DEVICE)  SOD (SET OUTPUT DEVICE)	12 12 13 13 14 15 17
SECTION VII	IDIOSYNCRASIES  MESSAGES  INPUT  OUTPUT  LANGUAGE	18 18 18 19

# TABLE OF CONTENTS (Concluded)

		Page
SECTION VIII	EXAMPLES	20
APPENDIX I	MNEMONICS AND VALUES	23
APPENDIX II	FORMAL SYNTAX	26
APPENDIX III	ALPHABETIC LIST OF MNEMONICS	28
APPENDIX IV	NUMERIC LIST OF MNEMONICS	32
APPENDIX V	INDEX	36

### SECTION I

### INTRODUCTION

MI-3 is a primitive, interactive, one pass assembler which assembles in-core code for a family of microprogrammed computers based on an Interdata 3 (I-3) micromachine.

Versions of MI-3 have been assembled and operate under the Calliope and Venus microprograms. Calliope is a MITRE-produced superset of the I-3 delivered machine. Venus, also MITRE produced, provides multiprogramming capabilities; it includes most instructions implemented in Calliope, plus many others.

MI-3 was written for interim use, to allow time for a more powerful, flexible and useful assembler to be built. As a result, it betrays a number of anomalies and idiosyncracies not normally to be expected of a more finished product. These are described in Section VII.

### SECTION II

### DATA TYPES

### INTEGERS

All integers are represented in the MI-3 Assembly languages in hex (base 16) as a string of hex digits. No facilities are provided for representing integers in either decimal or binary.

### SYMBOLS

Three kinds of symbols are implemented in MI-3, known as S, G and L symbols.

### S Symbols

An S symbol is formed by writing S followed by two hex digits. These symbols are unusual, in that they may be defined as often as desired. When S symbols are referenced, a B or F must be appended, specifying whether the symbol is defined before ( $\underline{B}$ ackward) or ahead ( $\underline{F}$ orward) of the reference.

The occurrence of a backward S symbol in a line of code refers to the closest <u>previous</u> definition of that symbol. The occurrence of a forward S symbol in a line of code refers to the closest <u>following</u> definition of that symbol. S symbol references <u>never</u> refer to the line of code in which they occur.

Thus, for example,

SØ1 LHI R6,SØ1F

SØ1 BAL R7,SØ1B

The SØ1F in the LHI refers to the SØ1 on the BAL. The SØ1B on the BAL refers to the SØ1 on the LHI.

### G and L Symbols

G and L symbols consist of the letter G or L followed by 1 to 5 characters chosen from the alphabet and the digits.

For example:

LSA4 G123LM LPQRST

Usage of G and L symbols is presently identical. An unimplemented addition would limit the scope (the set of statements over which they are defined) of L symbols so that they become, in a sense, Local. G symbols would not be so limited, and thus would be Global.

### REGISTER IDENTIFIERS

A programmer may use a register identifier when he wishes to draw special attention to the fact that a value is to designate a general purpose register (otherwise, an integer will do just as well).

A register identifer is written as the letter R followed by a single hex digit identifying the particular register.

Thus, R6 can be used instead of 6, RD instead of D.

### ASTERISK (\*)

The \* is a symbol which may be used to denote the current value of the location counter. When used in an instruction, its value is the address of the first byte of the instruction, in a DC or DS the address of the first byte assigned.

### SECTION III

### FORMATS

A program consists of a sequence of <u>lines</u>. Each line contains a LOC (location) field, an OP (operation code) field, a DATA field, and a COMMENTS field. Fields are separated from other fields by one or more spaces:

### LOC OP DATA COMMENTS

Embedded spaces may not appear in the LOC, OP or DATA fields.

### LOC FIELD

The LOC field is optional on instructions and on the DC and DS pseudo-operations, required on an EQU line, and ignored on all others.

When present, it must start in the first input column, and consist of a G, L or S symbol. In the EQU line, the symbol in the LOC field is assigned the value of the operand of the EQU; in all other cases, the symbol takes on the value of the current location counter (\*).

### OP FIELD

The OP field contains the name of an instruction or a pseudooperation. It may be from 1 to 4 alphanumeric characters.

If the LOC field is absent, the OP field may still not start before the second input column. It is terminated by the first blank character.

### DATA FIELD

The DATA field, separated from the OP field by one or more spaces, contains the operands for instructions and pseudo-operations.

### COMMENTS FIELD

Input columns beyond the DATA field may be used to enter comments into the program, and may contain embedded blanks. The COMMENTS field is separated from the OP field by one or more spaces.

### SECTION IV

### EXPRESSIONS

The DATA field of all instructions and most pseudo-operations contain expressions. An expression is one or more symbols and/or numbers, connected with the operators + and/or -.

Arithmetic may be performed on any combinations of:

backward S symbols
register identifiers
integers
\* (the current location counter)

Arithmetic may not be performed on:

forward S symbols L symbols G symbols

When these symbols are used, they must stand alone.

Each component of an expression is considered to be a 16-bit value; 16-bit sums and differences are computed in two's complement arithmetic. When the value of an expression is inserted into a field of an instruction and the field is less than 16 bits wide, the leftmost bits of the value are stripped off.

### Examples:

LXYZ GBQ3F SAAF S22B \* 2A R5 SØ1B-7+\* RB+23 Ø-12

# Counter Examples:

```
L9FC+5
*-GRAB
SAAF-SØ1B

(Arithmetic not legal on L symbols,
G symbols and forward S symbols)

(+ and - must appear between two symbols or numbers)
```

### SECTION V

### INSTRUCTIONS

Four assembler formats, which assemble into two basic machine formats, are supported for instructions. The machine formats are either 16 or 32 bits long. The first 8 bits of each contains the operation code:

R1	R2	

R1, R2 and X2 are 4-bit fields; A is 16 bits.

Type	Data Field Format	Assembled Bits
1	R1,R2	16
2	R1,A(X2) or R1,A	32
3	R2	16
4	A(X2) or $A$	32

Any expression may be used to define the A field. The R1, R2 and AL fields may be defined using expressions, but not L, G or forward S symbols. Expressions used to define the R1, R2 and X2 for the evaluated as 16 bits, then truncated to 4 bits.

Except for the always optional X2 field, fields may not be omitted;  $\emptyset$  may be entered instead.

In operations of types 1 and 2, the R1 field usually refers to one of the general registers. In the BTC, BTCR, BFC and BFCR instructions, however, the R1 field is a mask which determines the conditions to be tested. Type 3 and 4 operations represent extended mnemonics for such instructions in which the mask, i.e. the R1 field, is implicit in the mnemonic.

An operation code of type 1 requires two operands, R1 and R2, both four bits in length. It is written in the form:

LOC OP R1, R2

and is assembled into 16 bits:



Examples:

R6, R5 LBR

BALR SØ1B+3, \*-S3FB

Counter Examples:

(L and G symbols may not BTCR LABC, R7

R5,G124 be used to define an R1 MHR

or R2 field)

STBR ,RC

(operand may not be omitted)


An operation code of type 2 requires two operands, R1 (4 bits) and A or A(X2). R1 and X2 are 4 bits long, and A is 16 bits. It is written:

LOC OP R1,A

or

LOC OP R1,A(X2)

and is assembled into 32 bits:



respectively.

Examples:

AHI R6,24

NH X2, GA(R5) BAL RF, LABEL

BAL RF, LABEL
XHI RA, LOC(R1+R2-SØ1B)

Counter Examples:

STBS 3, LX(GAX)

(G symbol not allowed

in X2 field)


WD R4

(missing operand)

An operation code of type 3 requires one operand, R2, 4 bits long. It is written in the form:

LOC OP R2

and assembles as 16 bits:



Operations of this type represent extended mnemonics for the instructions BTCR and BFCR, with Rl set implicitly. Those defined are listed in Appendix A.

Example:

BR RF


An operation code of type 4 requires one operand, A or A(X2), where A is 16 bits long, and X2 is 4 bits. It is written:

LOC OP A

or

LOC OP A(X

and issembles into 32 bits:



A(X2)

respectively.

Operations of this type are extended mnemonics for the BTC and BFC basic instructions, using implicit values for the R1 field. Those defined are listed in Appendix A.

### Examples:

BZ LABEL (same as BFC 3, LABEL)

BO SØ1B-5(R6) (same as BTC 4, SØ1B-5(R6))

### SECTION VI

### PSEUDO-OPERATIONS

# DC (DEFINE CONSTANT)

A DC line is used to define a single, 16-bit constant:

LOC DC EXPRESSION

### DS (DEFINE STORAGE)

A DS line is used to reserve a number of bytes in storage:

LOC DS EXPRESSION

Symbols used in the expression must have been previously defined.

The line

SØØ DS 35C

is equivalent to

SØØ EQU \* ORG \*+35C END

An END line is used to indicate the end of the source program and the address of the first memory location to be executed.

### END OPERAND

OPERAND may be any expression, but it must be present and defined (it may be  $\emptyset$ ).

Examples:

END LSTART

END Q

Counter Examples:

END (operand must be present)

END SA5F (operand undefined)

EQU (EQUALS)

An EQU line is used to define a symbol without generating a line of object code:

LOC EQU EXPRESSION

where LOC is a G, L or S symbol. Symbols used in the expression must have been previously defined.

### OPD (OPERATION DEFINITION)

The OPD line may be used to add instruction and pseudo-operation mnemonics to the set recognized by MI-3. In fact, MI-3 itself uses the OPD to define all mnemonics except OPD itself, which is built in. When MI-3 is assembled, a deck of OPD cards is also assembled. For the Venus instruction set, the OPD cards are listed in Appendixes C and D.

OPD is useful for defining new mnemonics for instructions, or synonyms for pseudo-operations. Only additions are possible; old mnemonics may not be deleted, nor may values associated with them be changed, or entirely new pseudo-operations added.

OPD is written:

OPD 'OPNAME', OPCODE, FORMAT

which is assembled into the operation table as:

OPNAME	OPCODE	FORMAT

where

OPNAME is a 1 to 4-character alphanumeric string which is the desired mnemonic.

OPCODE is an expression in which all symbols have been previously defined. It specifies the 8 bit operation code to be associated with the name OPNAME for instructions. It must be zero for pseudo-operations.

FORMAT is an expression in which all symbols have been previously defined. It is an 8-bit field; the last 4 bits specify the instruction types 1, 2, 3 or 4 or the pseudo-operation type (see Appendix A).

The first 4 bits of FORMAT are meaningless except for instruction types 3 and 4, in which they specify the value to be used in the R1 field.

Examples:

Note that since definitions are made directly into core, a definition is permanent until a new copy of the assembler is loaded.

ORG (ORIGIN)

An ORG line is used to set the value of the location counter:

### ORG EXPRESSION

where symbols used in the expression must have been previously defined.

PUT

A PUT line is used when a program is to be assembled into locations other than those from which it will be executed. Thus, MI-3 must assemble the instructions as though they were in the locations from which they will be executed, but it must PUT them in a different place.

The PUT is used most often in one of two situations: to relocate code which will later overlay part of the assembler; and to assemble code with origin zero (for relocation by index) without destroying the low address region of memory.

The PUT is written:

### PUT EXPRESSION

where symbols used in the expression must have been previously defined.

The effect of a PUT line is to define a constant that is added to the assembled address of each line of code to obtain the address in core at which it will be placed. The addition is done modulo 2<sup>16</sup>, causing a wrap-around effect.

### Example 1:

SØ1 and \* will be defined as 2500, and the instruction will be stored in 3500.

### Example 2:

\* is assigned the value 5500, and the instruction stored at location 4200, since ED00 is equivalent to -1300. It could also have been written:

PUT Ø-13ØØ

### Example 3:

assembles into location 4500, with \* and S11 defined as 47E2.

Note that in Example 3 the output of the assembly will be placed at 1000 regardless of where it is ORGed.

### SID (SET INPUT DEVICE)

A SID line controls the source of symbolic input to MI-3. The only valid possibilities are:

SID	0	paper tape	
SID	1	keyboard	
SID	2	card reader (initial value	)

The operand field may not contain an expression; only the explicit values,  $\emptyset$ , 1 and 2 may be used.

### SOD (SET OUTPUT DEVICE)

 $\Lambda$  SOD line controls the printing of a listing and the output device on which it is to be printed. The only possibilities are:

SOD	1	teletype
SOD	2	printer (initial value)
SOD	3	no print

The operand field may not contain an expression; only the explicit values 1, 2 and 3 may be used.

### SECTION VII

### IDIOSYNCRASIES

Some of the idiosyncrasies of MI-3 are discussed briefly below. It is possible that as time goes on changes may be made to MI-3 which eliminate or change some of them.

### MESSAGES

There are only four messages built into MI-3. All four are forced to the operator's teletype. Two of them announce the beginning and ending of an assembly. The third recognizes a system failure which has occurred in the form of an illegal instruction during the assembly. The fourth, consisting of the words ERROR IN FOLLOWING LINE, represents MI-3's total capability for diagnosing user errors. At this point, the user must enter a valid line on the teletype which is to replace the one found to be in error.

### INPUT

When using the on-line teletype as an input device, MI-3 provides no editing capabilities whatsoever. The usual abilities to cancel a line or to backspace characters are not present.

The specifications state that the end of the DATA field is determined by a space. In fact, it is determined by the first character which MI-3 recognizes as being invalid in a data field. Thus, for example, characters such as & or % will, in fact, terminate the data field without any error indication.

When MI-3 is first entered, it identifies itself by logging a message on the console teletype. If the card reader, the assumed input device, is not ready with cards, MI-3 will wait until it is, with no indication of what it is waiting for. Similarly, MI-3 will wait until the printer, the assumed listing output device, is ready; it will have read the first card. In both cases, readying the device allows operation of MI-3 to proceed without restarting.

### OUTPUT

The binary results of the assembly are stored directly into core memory. There is no other computer processable output.

The output listing does not print out the binary values assembled nor their locations in memory. While S symbol values are logged when the S symbol is defined, no indication is given of the value of G or L symbols. Undefined symbols are not listed, nor, for that matter, are defined symbols.

### LANGUAGE

The concept of S symbols appears entirely unique to MI-3. The fact that a particular S symbol can appear any number of times in a given assembly is, perhaps, the most unusual aspect. Coupled with this is the need for the programmer to indicate to MI-3 whether the particular S symbol referred to has been defined earlier or will be defined later in the assembly.

Character strings may not be written explicitly. The only way character strings can be specified is to write tham as the series of equivalent hex constants in DC statements, or in hex as instruction operands.

All numbers entered by a programmer as part of the program must be entered in hex. No provision is made to handle numbers written in decimal (base 10) form.

### SECTION VIII

### **EXAMPLES**

In the examples below, the output of the assembler is shown as a 4 hex digit location, followed by a colon, followed by 4 or 8 hex digits representing the code stored in that location.

### Example 1:

ORG 2000 B 4(3) XHR R1,RD LHI RC,3DE1 BR FC

### assembles into:

2000: 7403 0004

2004: C71D

2006: D8C0 3DE1

200A: 840C

### Example 2:

ORG 1FØØ

B \*

B \*+\*

B \*-\*+1

B 4-1-1-1-1

### assembles into:

1FØØ: 74ØØ 1FØØ 1FØ4: 74ØØ 3EØ8 1FØ8: 74ØØ ØØØ1 1FØC: 74ØØ ØØØØ

# Example 3:

	ORG	3ØØØ
SØØ	В	SØØF
	В	SØØB
SØØ	В	SØØB
	В	SFCF
	В	SØØB
SFC	B	SØØB

### assembles into:

3000:	7400	3008
3004:	7400	3000
3008:	7400	3000
3ØØC:	7400	3014
3Ø1Ø:	7400	3008
3Ø14:	7400	3008

# Example 4:

	ORG	4ØFØ
	DC	897FD1C8B
SØ8	DC	SØ7F
	DC	SØ8B-1
	DC	*
SØ7	DC	SØ8B+*

# assembles into:

4ØFØ: 1C8B 4ØF2: 4ØF8 4ØF4: 4ØF1 4ØF6: 4ØF6 4ØF8: 81EA

# Example 5:

	ORG	44EØ
SØ9	DS	200
S1Ø	DC	SØ9B
S11	DS	4
	В	*

## assembles into:

46EØ: 44EØ

46E6: 74ØØ 46E6

### APPENDIX I

# MNEMONICS AND VALUES

The set of mnemonics supplied in the version of MI-3 which runs on the Venus machine is summarized below. As far as the assembler is concerned, mnemonics fall into fifteen types, each identified by a type code. The type determines the format and meaning of the DATA field of instructions, and identifies extended mnemonics and pseudo-operations:

1	16 bit ir	structions
2	32 bit in	structions
3	Extended (BTCR, BF	mnemonics for 16 bit instructions (CR)
4	Extended (BTC, BFC	mnemonics for 32 bit instructions
5	ORG	Origin
6	EQU	Equa1s
7	END	End
8	DC	Define Constant
9	DS	Define Storage
A	PUT	Put
В	OPD	Operation Definition
C	SOD	Set Output Device
D	SID	Set Input Device
E	LEND	Local End (Not implemented)
F		Not assigned

Instructions appear in a 16 x 16 matrix in which the 8-bit operation code is formed by taking the row number in hex followed by the column number, also in hex. For example, CALL is in row 7, column A; its operation code is 7A. Instructions in rows 2, 8 and C are of type 1; those in the other rows, type 2.

Extended operations are listed separately.

	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0																
1	P	v	STB	РОВ	STH	РО	SSN					ос	RD	WD	ss	
2			STBR	POBR	STHR	POR	SSNR					OCR	RDR	WDR	SSR	JOBA
3	PS	VS	STBS	POBS	STHS	POS	SSNS									
4																
5	DIE	UNQP	PUC	POC												
6																
7	BXLE	BAL	втс	вхн	BFC	sio	EL1	SET	RSET	RETN	CALL	ICOR	SRHL	SLHL	SRHA	RLH
8	BXLR	BALR	BTCR	BXHR	BFCR											
9							÷1									
A																
В		PU	PUB	LSN	NH	CLH	ОН	хн	LH	LB	АН	SH	мн	DH	ACH	SCH
С		PUR	PUBR	LSNR	NHR	CLHR	OHR	XHR	LHR	LBR	AHR	SHR	MHR	DHR	ACHR	SCHR
D		PUI	PUBI	LSNI	NHI	CLHI	OHI.	XHI	LHI	LBI	AHI	SHI	MHI	DHI	ACHI	SCHI
E		PUS	PUBS	LSNP	NHS	CLHS	OHS	XHS	LHS	LBS	AHS	SHS	MHS	DHS	ACHS	SCHS
F		PUP	PUBP	LSNS	NHP	CLHP	OHP	XHP	LHP	LBP	AHP	SHP	MHP	DHP	ACHP	SCHP

### EXTENDED OPERATIONS

<u>Hex</u>	Mnemonic	Equivalent (	Operation	Meaning
720	NOP	BTC	Ø	No operation
721	BM	BTC	1	Branch on minus
722	BP	BTC	2	Branch on plus
723	BNZ	BTC	3	Branch on non-zero
723	BNE	BTC	3	Branch on not equal
724	ВО	BTC	4	Branch on overflow
728	BC	BTC	8	Branch on carry
728	BL	BTC	8	Branch on low
740	В	BFC	Ø	Branch
741	BNM	BFC	1	Branch on non-minus
742	BNP	BFC	2	Branch on non-plus
743	BZ	BFC	3	Branch on zero
743	BE	BFC	3	Branch on equal
748	BNC	BFC	8	Branch on no carry
748	BNL	BFC	8	Branch on not low
820	NOPR	BTCR	Ø	No operation
820	BR	BFCR	Ø	Branch

In the hex equivalent, the first two digits are the operation code of the basic instruction; the last digit is the R1 field. The operations based on BFC and BTC are type 4; those based on BTCR or BFCR are of type 3.

### APPENDIX II

### FORMAL SYNTAX

### BASIC DEFINITIONS

A lower case b is used to denote a single blank character.

```
<space> :: = b | <space> b

<hex digit> :: = Ø|1|2|3|4|5|6|7|8|9|A|B|C|D|E|F

<integer> :: = <hex digit> | <integer> <hex digit>
<S symbol> :: = S <hex digit> <hex digit>
<backward local reference> :: = <S symbol> B

<forward local reference> :: = <S symbol> F

<alphabetic> :: = A|B|...|Z

<digit> :: = Ø|1|2|3|4|5|6|7|8|9

<alphanumeric> :: = <alphabetic> | <numeric>
<L symbol> :: = L <up to 5 alphanumeric>
<symbol> :: = G <up to 5 alphanumeric>
<symbol> :: = <S symbol> | <G symbol> | <G symbol>
<loc field> :: = <symbol> | <empty>
<register identifier> :: = R <hex digit>
```

### EXPRESSIONS

### LINES

```
<line> :: = <loc field> <space> <basic line> | <ORG line> |
     <END line> | <DC line> | <DS line> | <EQU line> |
     <OPD line> | <PUT line> | <SID line> | <SOD line>
<basic line> :: = <op code of type l> <space> <data field of type l> |
     <op code of type 2> <space> <data field of type 2> |
     <op code of type 3> <space> <data field of type 3> |
     <op code of type 4> <space> <data field of type 4>
<data field of type 1> :: = <4 bit operand>,<4 bit operand>
<data field of type 2> :: = <4 bit operand>,<16 bit operand> |
     <4 bit operand>,<16 bit operand> (<4 bit operand>)
<data field of type 3> :: = <4 bit operand>
<data field of type 4> :: = <16 bit operand> |
     <16 bit operand> (<4 bit operand>)
<4 bit operand> :: = cproper expression>
<16 bit operand> :: = <expression>
<DC line> :: = <loc field> <space> DC <space> <expression>
<DS line> :: = <loc field> <space> DS <space> <defined value>
<END line> :: = <space> END <space> <defined value>
<EQU line> :: = <symbol> <space> EQU <space> <defined value>
<OPD line> :: = <space> OPD <space> '<up tp 4 alphanumeric>',
     <defined value>,<defined value>
<ORG line> :: = <space> ORG <space> <defined value>
<PUT line> :: = <space> PUT <space> <proper expression>
<SID line> :: = <space> SID <space> <input device>
<input device> :: = 0|1|2
<SOD line> :: = <space> SOD <space> <output control>
<output control> :: = 1|2|3
```

### APPENDIX III

### ALPHABETIC LIST OF MNEMONICS

```
OPD ACHI.BE.02
                       ADD WITH CARRY HALFWORD
OPD 'ACHI . DE . 02
                       ADD WITH CARRY HALFWORD
OPD 'ACHP' FF . 02
                       ADD WITH CARRY HALFWORD
OPD 'ACHR' . CF . 01
                       ADD WITH CARRY HALFWORD
OPD IACHSI, EF. 02
                       ADD WITH CARPY HALFWORD
OPD 'AH' . BA . C2
                       ADD HALFWORD
OPD 'AHI'.DA.D?
                       AND HALFWORD .
OPD AHPI.FA.02
                       ADD HALFWORD
OPD AHR . CA. 01
                       ADD HALFWORD
OPD 'AHS' FA . 02
                       ADD HALFWORD
OPD 'B' . 74 . 04
                       BRANCH UNCONDITIONAL
OPD 'BAL'. 71.02
                       BRANCH AND LINK
OPD PALPI,81.01
                       BRANCH AND LINK
OPD 1801.72.84
                       PRANCH ON CAPRY
OPD ! RE 1 . 74 . 34
                      PRANCH ON FOUAL
OPD | PFR | . 84 . 01
                       PRANCH EQUAL REGISTER
OPD 18FC1.74.02
                       PRANCH ON FALSE CONFITION
OPD 'BFCP' .84 .01
                       BRANCH ON FALSE CONDITION
OPD 'BL 1.72.84
                       BRANCH ON LOW
OPD . RM . . 72 . 14
                       BRANCH ON MINUS
OPD IRNC1.74.84
                       PRANCH ON NO CAPRY
OPD IRNF1,72,34
                       PRANCH ON NOT FOUAL
OPD 'RNL' . 74 . 84
                       BRANCH ON NOT LOW
OPD IRNM1,74.24
                       BRANCH ON NOT MINUS
OPD !PNP! .74.24
                       BRANCH ON NOT PLUS
OPD IBNZ1.72.34
                       PRANCH ON NOT ZERO
OPD 1801.72.44
                       BRANCH ON OVERFLOW
OPD 1801.72.24
                       BRANCH ON PLUS
OPD 1881.84.03
                       BRANCH UNCONDITIONAL
OPD 18TC1.72.02
                       PRANCH ON TRUE CONDITION
OPD 'BTCP',82,01
                       PRANCH ON TRUE CONDITION
OPD *BXH* . 73.02
                       FRANCH ON INDEX HIGH
OPD !BXHP! .83.01
                       BRANCH ON INDEX HIGH
OPD 'PXLF' . 70 . 02
                       BRANCH ON INDEX LOW OR EQUAL
OPD 'BXLR' . 80 . 01
                       BRANCH ON INDEX LOW OR EQUAL
OPD 1821.74.34
                       BRANCH ON ZERO
OPD (CALLI,74.02
                       SUBROUTINE CALL
OPD (CLH1.85.02
                       COMPARE LOGICAL HALFWORD
                       COMPARE LOGICAL HALFWORD
OPD (CLHI . 05.02
OPD ICLHPI.FF.02
                       COMPARE LOGICAL HALFWORD
OPD 'CLHP', C5, 01
                       COMPARE LOGICAL HALFWORD
OPD .CLHS . E5.02
                       COMPARE LOGICAL HALFWORD
OPD 'DC' . 00 . 08
                       DEFINE CON
OPD 'DH' . PD . 02
                       DIVID HALFWORD
```

```
UDU .UHI . JU. US
                        DIVIDE HALFWORD
APA INHPI,FO,AS
                        DIVIDE HALFWOOD
100 1048 . CD . OI
                        DIVIDE HALFWORD
OPD IDHS! FD.02
                        DIVIDE HALFWORD
OPD .DIE . . 50.01
                        JOB SUICIDE
200 1051.00.09
                        DEFINE STORAGE
OPD |FL1 . 76.02
                        ENTER LEVEL 1
END
OPD 'FQU'. AD. 06
                        EQUAL
OPD 'ICOP'. 7P.02
                        CHECK FOR PAGE IN CORF
OPD 'JOBA'. 2F.01
                        FETCH JOB AREA LOCATION
OPD 'LB'.89.02
                        LOAD BYTE
OPD 'LRI'. D9.02
                        LOAD BYTE
OPD 11801,F0.02
                        LOAD BYTE
OPD 'LBR' . C9 . 01
                        LOAD BYTE
OPD 1LBS1.E9.02
                        LOAD BYTE
OPD ILENDIAGOOF
                        LOCAL FND
OPD ILHI.RR. 02
                        LOAD HALFWORD
OPD 'LHI'.D8.02
                        LOAD HALFWORD IMMEDIATE
OPD 'LHP' FR.C2
                        LOAD HALFWORD
OPD !LHR!.CR.OI
                        LOAD HALFWORD
OPD 'LHS' F8.02
                        LOAD HALFWORD
OPD 'LSN' . 83 . 02
                        LOAD STREAM NAME
                        LOCAL STREAM NAME
OPD 'LSNI'.D3.02
OPD ILSNPI.FT.02
                        LOCAL STOFAM NAME
UDD IFCNDI C3 . UI
                        LOCAL STOFAM NAME
OPD ILSNSI, F3.02
                        LOCA' STREAM NAME
OPD IMHITECTO
                        MULTIPLY HALFWORD
OPD IMHII.DC.02
                        MULTIPLY HALFWORD
                        MULTIPLY HALFWORD
OPD IMHPI.FC.02
OPD .WHR . CC . C1
                        MULTIPLY HALFWORD
OPD IMHS! ,EC.02
                        MULTIPLY HALFWORD
                        AND HALFWORD
OPD INH1.04.02
OPP INHII, D4.02
                        AND HALFWORD
OPD !NHP! , F4 . 02
                        AND HALEWORD
OPD !NHP . . C4 . 01
                        AND HALFWORD
OPD !NHS! . E4 . 02
                        AND HALFWORD
OPD INOP1.72.04
                        NO OPERATION
OPD INOPPI,82.03
                        NO OPERATION
OPD 1001.18.02
                        OUTPUT COMMAND
                        CUTPUT COMMAND
OPD 10001.28.01
OPD 1041.86.02
                        OR HALFWORD
OPD !OHI!.D6.02
                        OR HALFWORD
OPD IOHPI.F6.02
                        OR HALFWORD
```

```
0PD !OHR!.C6.01
                         OR HALFWORD
OPD 10451.F6.02
                         OR HALFWORD
OPD IORGIANA
                         OPICIN
כחיטויום: כטט
                         D OF SEMAPHORE
    1001.15.02
000
                         POP FROM STACK
10081,13,12
                         FOR BYTE FROM STACK
JEC
    100861 . 23.01
                         DOD BYTE FORM STACK
    100851.33.02
                         POP BYTE FROM STACK
OPD 'POC', 53.01
                         POP FROM CONTROL STACK
OPP . POR . 25.01
                         POP FROM STACK
UBU 10021 . 32 . US
                         DOD FORM STACK
O D C
    1001.30.00
                         P OF SEMAPHODE
OPP . DIJI . B1 . C2
                         DUSH HALFWORD INTO STACK
000 IDURI, 02.02
                         DUSH BYTE INTO STACK
300
    IPUPII. nz. nz
                         DUCH BALL INTO STACK
OPD IPURPI, FZ.OZ
                         PUSH BYTE INTO STACK
OPD . PUBP . C2.01
                         PUSH BYTE INTO STACK
000 10URS 1. F2. C2
                         PUSH BYTE INTO STACK
DPD . PUC. 52.01
                         PUSH INTO CONTROL STACK
CPC . DUI. . DI . 75
                         DUSH HALFWOOD INTO STACK
OPD IDUPI .F1 . 02
                         DUSH FROM POSCHAM
OPD !PUR!.C1.01
                         PUSH HALFWORD INTO STACK
OPD | PUSI . #1 . 02
                         PUSH HALFWORD INTO STACK
OPD PUITIONA
                         DUIT
OPD 'PD'.10.02
                         READ DATA
OPD ! RDR! . 2C . 01
                         PEAD DATA
OPD IRETNI, 79.02
                         SUPPOUTINE PETURN
                         POTATE LEFTWARD HALEWORD
OPD IPLHI.7F.02
OPD IPSET 1.78.02
                         RESET CONDITION/ON REGISTED
OPD ISCHI, PF. 02
                         SUBTRACT WITH CAPRY HALFWORD
OPD ISCHII.DF.02
                         SUBTRACT WITH CARRY HALFWORD
OPD ISCHPI.FF.02
                         SUBTRACT WITH CARRY HALFWORD
                         SUBTRACT WITH CARRY HALFWORD
OPD 'SCHR', CF. 01
OPD ISCHSI, EF. 02
                         SUBTRACT WITH CARRY HALFWORD
OPD ISFT1.77.02
                        SET CONDITION/ON PEGISTER
ADD ICHI, PR. 02
                        SUPTRACT HALFMARA
UBU ICHII'UB'US
                        SUBTRACT HALFWORD
OPP ISHPI,FR.02
                         SUPTRACT HALFWORD
OPD ISHRI, CP.01
                         SUPTRACT HALFWORD
OPD ICHCI, FP.03
                         SUBTRACT HALFWORD
Ubu iciDi 'Uu 'Uu
                        SYSTEM INPUT DEVICE
OPD 15101.75.02
                        START I/O CHANNEL
OPD ISLHLI.TD.OR
                        SHIFT LEFT LOGICAL
000 15001,00.3C
                        SYSTEM OUTBUT DEVICE
```

```
OPD ICPHAI.7F.02
                        SHIFT DIGHT ADITHMETIC
                        SHIFT RIGHT LOGICAL
OPD | SPHL 1.70.02
OPD 1551.1F.02
                        SENSE STATUS
OPD ISSN! . 16 . 02
                        STORE STREAM NAME
                        STORE STREAM NAME
OPD 155NP1,26.01
OPD 155N51.36.02
                        STORE STREAM NAME
OPD | SSR | 25 . 01
                        SENSE STATUS
OPD 'STR' . 12 . 02
                        STORE BYTE
OPD 157PD1,22,01
                        STORE BYTE
OPD 157851.72.02
                        STORE BYTE
OPD 15TH1.14.02
                        STORE HALFWORD
CPD | STHP1, 24, 01
                        STORE HALFWORD
DPD 15TH51.34.02
                        STORE HALFWORD
OPD 'UNOP',51,01
                        UNQUEUE WHEN DISK SWAP COMPLETE
OPD . V. . 11 . 05
                        V OF SEMAPHORE
                        V OF SEMAPHORE
OPD 1V51.31.02
UDD .MD. 10.05
                        WRITE DATA
                        WRITE DATA
JDD .MUB. . 50.01
OPD *XH . P7 . 02
                        EXCLUSIVE OR HALFWORD
OPD 'XHI'.D7.02
                        EXCLUSIVE OR HALFWORD THE
OPD 'XHP' . F7 . 02
                        EXCLUSIVE OR HALFWORD
                        EXCLUSIVE OR HALFWORD
OPD 'XHR', C7.01
OPD 'XHS' . E7.02
                        EXCLUSIVE OR HALFWORD
```

### APPENDIX IV

# NUMERIC LIST OF MNEMONICS

OPD	*0RG**00*05	ORIGIN
000	*F0U**00*06	FQUAL
	*FND * .00 .07	END
OPP	·nc · · · · · · · · · · · · · · · · · ·	DEFINE CON
OPD	·DS 00 . 09	DEFINE STORAGE
CPD	PUT . OO . OA	PUT
OPD	'SOD' .00.0C	SYSTEM OUTPUT DEVICE
OPD	'SID' . 00 . 0D	SYSTEM INPUT DEVICE
OPO	·LEND OO . OF	LOCAL FND
020	·P. 10.02	P OF SEMAPHORE
000	·V··11.02	V OF SEMAPHORE
JOD	STR . 12.02	STORE BYTE
Ubü	·POB • • 13 • 02	POP BYTE FROM STACK
ObD	15TH1 . 14 . 02	STORE HALFWORD
OPD	PO 1 15 02	POP FROM STACK
OPD	'SSN' . 16 . 02	STORE STREAM NAME
OPD	.OC . 1B.02	OUTPUT COMMAND
OPD	PD: 10.02	READ DATA
ODD	· WD • • 1D • 02	WRITE DATA
000	1551.15.02	SENSE STATUS
050	ISTBR 1.22.01	STOR: BYTE
OPD	POBR 1 . 23 . 01	POP BYTE FROM STACK
OPD	!STHR!,24,01	STORE HALFWORD
020	POR 1 . 25 . 01	POP FROM STACK
OPD	195NP1.26.01	STORE STREAM NAME
OPD	'OCR' . 28 . 01	OUTPUT COMMAND
CPD	PDR 1 . 2C . 01	READ DATA
OPD	.MDB 5D . 01	WRITE DATA
OPD	'SSR' • 2E • 01	SENSE STATUS
OPD	'JOBA'.2F.01	FETCH JOB AREA LOCATION
OPD	IBS1.30.02	P OF SEMAPHORE
OPD	'VS' • 31 • 02	V OF SEMAPHORE
OPD	ISTHS 1.32.02	STORE BYTE
	100Hc1.33.02	POP BYTE FROM STACK
	15TH51.34.02	STORF HALFWORD
	!POS! •35 • 02	POP FROM STACK
OPD	· SSNS • . 36 . 02	STORE STREAM NAME
OPD		JOB SUICIDE
OPD		UNQUEUE WHEN DISK SWAP COMPLETE
OPD		PUSH INTO CONTROL STACK
OPD		POP FROM CONTROL STACK
Jen	- Consideration of the State of	RPANCH ON INDEX LOW OF FOUAL
UDD		RRANCH AND LINK
OPD	IBTC 1,72,02	BRANCH ON TRUE CONDITION

```
OPD !NOP! . 72 . 04
                        NO OPERATION
000 IRMI.72.14
                        BRANCH ON MINUS
OPD IRP1.72.24
                        BRANCH ON PLUS
OPD 'BNF' . 72 . 34
                        BRANCH ON NOT EQUAL
OP9 19NZ1.72.34
                        BRANCH ON NOT ZERO
1PD 1P01.72.44
                        BRANCH ON OVERELOW
OPD 1801.72.94
                        BRANCH ON CARRY
OPD IBL1.72.84
                        PRANCH ON LOW
OPD 19XH1.73.02
                        PRANCH ON INDEX HIGH
OPD 19FC1.74.02
                        BRANCH ON FALSE CONDITION
OPD 181.74.04
                        BRANCH UNCONDITIONAL
OPD 'BNM' . 74 . 24
                        BRANCH ON NOT MINUS
OPD IRNP1 . 74 . 24
                        BRANCH ON NOT PLUS
OPD 1851.74,74
                        RRANCH ON FOUAL
OPD 1871.74.34
                        BRANCH ON ZERO
OPD IRNC 1.74.84
                        BRANCH ON NO CARRY
OPD !PNL 1 . 74 . 84
                        PRANCH ON NOT LOW
OPD 15101.75.02
                        STAFT I/O CHANNEL
OPD 'FL1'.76.02
                        ENTER LEVEL 1
OPD 'SFT' . 77 . 02
                        SET CONDITION/ON REGISTER
OPP 195ET1.78.02
                        RESET CONDITION/ON REGISTER
020 IRFTN . 70,02
                        SUPPOUTINE RETURN
OPD 'CALL'.7A.02
                        SUBROUTINE CALL
OPD 'ICOR', 78.02
                        CHECK FOR PAGE IN CORF
OPD 'SRHL'.70.02
                        SHIFT PIGHT LOGICAL
OPD 'SLHL', 70.02
                        SHIFT LEFT LOGICAL
OPD ISPHAI, 7F.02
                        SHIFT RIGHT ARITHMETIC
OPD IRLHI.7F.02
                        ROTATE LEFTWARD HALFWORD
OPO IRXLPI.RO.01
                        BRANCH ON INDEX LOW OR FOUAL
OPD IBALDI, 81.01
                        PRANCH AND LINK
OPD IRTCRIBROOM
                        BRANCH ON TRUE CONDITION
OPD !NOPR! .82 . 0.3
                        NO OPERATION
OPD 'BXHR',83,01
                        BRANCH ON INDEX HIGH
OPD 'PER' 84.01
                        PRANCH EQUAL REGISTEP
OPD 'BFCR',84.01
                        BRANCH ON FALSE CONDITION
CPD 'BR' 84.03
                        BRANCH UNCONDITIONAL
OPD . PU. 91.02
                        PUSH HALFWORD INTO STACK
PUSH BYTE INTO STACK
OPD ILSNIBBOOR
                        LOAD STREAM NAME
0P0 !NH . 84 . 02
                        AND HALFWORD
OPD 'CLH', 95.02
                        COMPARE LOGICAL HALFWORD
OPD INHITEGOD
                        OR HALFWORD
OPD !XH! .37.02
                        FXCLUSIVE OR HALFWORD
OPD 'LHI, BR. 02
                        LOAD HALFWORD
```

```
UDU . TH. * 60 * US
                         LOAD BYTE
OPD AHIORA.02
                         ADD HALFWORD
                         SUBTRACT HALFWORD
OPD 15H1.98.02
OPD .WH. BC.US
                         MULTIPLY HALFWORD
SO. DH. . PD . 02
                         DIVID HALFWORD
                         ADD WITH CARRY HALFWORD
OPD 'ACH' BE . 02
OPD 'SCH' BF . 02
                         SUBTRACT WITH CARRY HALFWORD
                         PUSH HALFWORD INTO STACK
OPD 'PUR' . C1 . 01
                         PUSH BYTE INTO STACK
OPD 'PUBR' . C2 . 01
                         LOCAL STREAM NAME
OPD 'LSNR' . C3 . 01
OPD !NHR! . C4 . 01
                         AND HALFWORD
OPD • CLHP • . C5 • 01
                         COMPARE LOGICAL HALFWORD
OPD 'OHR' . C6 . 01
                         OR HALFWORD
                         EXCLUSIVE OR HALFWORD
OPD 'XHR', C7, 01
OPD 'LHR' . C8 . 01
                         LOAD HALFWORD
OPD 'LHR' . C9 . 01
                         LOAD BYTE
OPD 'AHR' . CA . 01
                         ADD HALFWORD
OPD ISHRIGE.01
                         SUPTRACT HALFWORD
OPD 'MHR', CC.01
                         MULTIPLY HALFWORD
OPD 'DHR' CD . 01
                         DIVIDE HALFWORD
OPD 'ACHR' GE . 01
                         ADD WITH CARRY HALFWORD
                         SUBTRACT WITH CARRY HALFWORD
OPD ISCHRIGE.01
                         PUSH HALFWORD INTO STACK
OPD 'PUI', D1,02
OPD 'PUBI'.D2.02
                         PUSH BYTE INTO STACK
                         LOCAL STREAM NAME
CPD ILSNII.D3.02
OPD 'NHI' . D4 . 02
                         AND HALFWORD
                         COMPARE LOGICAL HALFWORD
OPD 'CLHI', D5.02
                         OR HALFWORD
OPD 'OHI'. D6.02
                         EXCLUSIVE OR HALFWORD IMMEDIATE
OPD 'XHI', D7,02
                         LOAD HALFWORD IMMEDIATE
OPD 'LHI'.D8.02
OPD 'LBI', 29.02
                         LOAD BYTE
SO.AC. IHA! CAO
                         ADD HALFWORD
OPD 'SHI'.DB.02
                         SUBTRACT HALFWORD
                         MULTIPLY HALFWORD
OPD 'MHI',DC,02
                         DIVIDE HALFWORD
SO. GO. IHO! GAO
                         ADD VITH CARRY HALFWORD
OPD 'ACHI'. DF. 02
                         SUBTRACT WITH CARRY HALFWORD
OPD *SCHI**DF *02
OPD 'PUS' . E1 . 02
                         PUSH HALFWORD INTO STACK
OPD 'PUBS', E2.02
                         PUSH BYTE INTO STACK
                         LOCAL STREAM NAME
OPD !LSNS! . E3 . 02
                         AND HALFWORD
OPD .NHS . F4.02
                         COMPARE LOGICAL HALFWORD
OPD | CLHS . F5 . 02
                         OR HALFWORD
OPD 'OHS' . 56.02
                         EXCLUSIVE OR HALFWORD
OPD 'XHS' . E7.02
```

```
000 ILHS . - 8.02
                        LOAD HALFWOOD
OPD 1181.F9.02
                        LOAD BYTE
OPD IAHSI.FA.02
                         ADD HALFWORD
OPD 15H51.EB.02
                         SUBTRACT HALFWORD
OPD IMHSI, FC. 02
                        MULTIPLY HALFWORD
OPD IDHS . FD . D2
                        DIVIDE HALFWORD
OPD 'ACHS', FF. 02
                        ADD WITH CARRY HALFWORD
OPD ISCHSI, FF. 02
                        SUBTRACT WITH CARRY HALFWORD
OPD . DUP . F1 . 02
                        PUSH FROM PROGRAM
OPD IPUBPI.F2.02
                        PUSH BYTE INTO STACK
OPD 'LSNP' . F3.02
                        LOCAL STREAM NAME
OPD INHPI.F4.02
                        AND HALFWORD
ODD ICLHDI.FF.02
                        COMPARE LOGICAL HALFWORD
OPO 10401.FK.02
                        OD HALFWORD
OPD !XHP!, F7.02
                        EXCLUSIVE OR HALFWORD
OPD ! LHP! . FR . 02
                        LOAD HALFWORD
OP7 'LRP', F9, 02
                        LOAD BYTE
OPD 'AHP', FA . 02
                        ADD HALFWORD
OPD !SHP!,FB.02
                        SUBTRACT HALFWORD
OPD MHP . FC . 02
                        MULTIPLY HALFWORD
OPT INHPITEDING
                        DIVIDE HALFWORD
OPP 'ACHP', FF. 02
                        ADD WITH CARRY HALFWORD
OPD ISCHPILEF.02
                        SUBTRACT WITH CARRY HALFWOOD
FNO
```

### APPENDIX V

10/01/6-

3

### KWIE INDEX LISTING

05:52:26 KEYMORD AND IEXI INDEX ASTERISK ( + ) ALPHABETIC LIST OF MNEMONICS 31 G AND L SYMBOLS 3 MNEMONICS AND VALUES 25 ASTERISK ( \* ) 3 OPERATION CODES OF TYPE 1 9 OPERATION CODES OF TYPE 2 10 DPERATION CODES OF TYPE 3 11 OPERATION CODES OF TYPE 4 12 COMMENTS FIELD 5 OC ( DEFINE CONSTANT ) 13 DATA FIELD 4 DATA TYPES 2 DC ( DEFINE CONSTANT ) 13 DC ( DEFINE CONSTANT ) 13 DS ( DESINE STORAGE ) 13 OPD ( OPERATION DEFINITION ) 15 SOD ( SET OUTPUT DEVICE ) 18 SID ( SET INPUT DEVICE ) 18 DS ! DEFINE STORAGE ) 13 FND 14 FQU ( EQUALS ) 14 EQU ( FQUALS ) 14 FXAMPLES 21 EXPRESSIONS 6 COMMENTS FIFLD 5 DATA FIELD 4 OP FIELD LOC FIELD 14 FORMAL SYNTAX 29 FORMATS 4

G AND L SYMBOLS

# KWIC INDEX LISTING

10/01/69

	KETADED AND IEXI	INDEX
REGISTER	IDENTIFIERS	3
/**** * * * * * * * * * * * * * * * * *	IDIOSYNCRASIES	19
	INDEX	30
	INPUT	19
SID ( SET	IMPUT DEVICE )	1.8
65.1 (1.5) N (650) 6	INSTRUCTIONS	Ω
	INTEGERS	2
	INTRODUCTION	1
	E-41 VIII-CIC   1.01	1
G AND	L SYMBOLS	2
	LANGUAGE	51,
ALPHABETIC	LIST OF MNEMONICS	31
NINERIC	LIST DE MNEMONICS	3.5
	LOC FIELD	4
	MESSAGES	19
ALPHABETIC LIST OF		3!
MINEBIL LIST DE		35
	MNEMONICS AND VALUES	2 .
	MUMERIC FIST DE ANEAGNICS	2 5
ALPHABETIC LIST	HE MNEMONICS	3.1
The state of the s	DE MNEMONICS	3 -
OPERATION CODES	OF TYPE 1	
CEFRATION CODES	OF TYPE 2	1 つ
TOFRATILIN CODES	OF TYPE 3	1.1
POURATION CHOES		1.2
	up elefu	4
	OPD ( OPERATION DEFINITION	) 15
	DPERATION CODES OF TYPE 1	i q
	OPERATION CODES DE TYPE ?	1 7
	OPERATION CODES DE TYPE 3	1.1
	OPERATION CUDES OF TYPE 4	1.2
OPD (	OPERATION DEFINITION )	15
	ORG ( ORIGIN )	16
033 (	ORIGIN )	1.5
	OUTPUT	20
SON ( SET	OUTPUT DEVICE )	1 0

# KWIC INDEX LISTING

10/01/69 05:52:26

	KEYWORD AND TEXT	INDEX
	PSEUDO-OPERATIONS	13
	DILL.	16
	REGISTER IDENTIFIERS	3
	S SYMBOLS	2
	SET INPUT DEVICE )	18
2(1)) (	SET OUTPUT DEVICE )	18
	SID ( SET INPUT DEVICE )	18
	SOD ( SET DUTPUT DEVICE )	18
DS ( DEFINE		13
5	SYMBOLS	?
	SYMBOLS	?
G AND L	Service of the servic	
EUSMAT	SYNTAX	29
2012171011 00050 05	TURE 1	
DECEATION CODES OF		9
OPERATION CODES DE		10
UDERATION CODES DE		11
DREPATION CODES OF	TYPE 4	12
DATA	TYPES	2
	200	
MNEMONICS AND	VALUES	25
	9	
OPERATION CODES OF TYPE	1	9
HOLDATION CODES DE TYPE	2	10
The result of Comes in 1404	4	L V
OPERATION CODES OF TYPE	3	11
OPERATION CODES OF TYPE	4	12
The second secon		

UNCLASSIFIED Security Classification				
DOCUMEN	T CONTROL DATA - R & D			
(Security classification of title, body of abstract and Designating activity (Corporate author)  The MITRE Corporation  Bedford, Massachusetts	20. REF U	28. REPORT SECURITY CLASSIFICATION UNCLASSIFIED  2b. GROUP		
3. REPORT TITLE THE MI-3 ASSEMBLER REFERENCE I	MANUAL			
4. DESCRIPTIVE NOTES (Type of report and inclusive dates N/A) 5. AUTHOR(S) (First name, middle initial, last name)	)			
R. W. Cornelli				
6. REPORT DATE	78. TOTAL NO. OF PAGE	7b. NO. OF REFS		
DECEMBER 1969	46	None		
88. CONTRACT OR GRANT NO.	98. ORIGINATOR'S REPOR	RT NUMBER(S)		
F19(628)-68-C-0365	ES	D-TR-69-371		

This document has been approved for public release and sale; its distribution is unlimited.

12. SPONSORING MILITARY ACTIVITY Directorate of Pla
ning and Technology, Electronic Systems Divi-
sion, Air Force Systems Command, L.G.
Hanscom Field, Bedford, Massachusetts

MI-3 is a primitive, interactive, one pass assembler which assembles in-core code for a family of microprogrammed computers based on an Interdata  $3\ (I-3)$  micromachine.

DD FORM 1473

700A

Security Classification

9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report) MTR-967

Security Classification 14. LINK A LINK B LINK C KEY WORDS ROLE WT ROLE ROLE wT MI-3 Assembler Interdata 3 In-Core Code Microprogrammed Computers